View NJU26150-19A_71424.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NJU26150-19A
www..com
SRS Circle SurroundII5.1 & Passive Matrix TruSurround HD/HD4XT Decoder Package
General Description
The NJU26150-19A is a digital signal processor that provides the function of Circle SurroundII5.1 / TruSurround HD/HD4. The NJU26150-19A processes the stereo matrix-encoded signal into spacious sound of 5.1 channels by Circle SurroundII5.1. Also non matrix-encoded audio signal can be processed into effective spacious sound. The NJU26150-19A is also possible surround sound reproduction by Passive Matrix TruSurround HD/HD4 technology, even if it is not only the independent 5.1ch speaker configuration but also the front speaker configuration.
NJU26150-19A
FEATURES
- Software * 5.1-Channel signal outputs by SRS Circle Surround II 5.1 * Front Multi channel outputs by SRS TruSurround HD/ TruSurround HD4 - Input : Lt/Rt only TruSurround HD(2ch to 3.1ch outputs), TruSurround HD4(4ch to 5.1ch outputs) * Mono-to-Stereo function * LFE by SRS TruBass /TruBass-II * SRS Focus and Dialog Clarity * SRS Definition * The sampling rate is fixed with 48KHz. * Master Volume * WatchDog Clock Output - Hardware * 24bit Fixed-point Digital Signal Processing * Maximum System Clock Frequency : 38MHz Max. * Digital Audio Interface : 2 Input ports / 3 Output ports * Digital Audio Format : I2S 24bit, Left- justified, Right-justified, Output bit is fixed 16bits. BCK:32/64fs * Master / Slave Mode : Master Mode MCK 1/2 fclk, 1/3 fclk ex. MCK = 384Fs(1/2) or MCK = 256Fs(1/3) at fclk=768Fs * Power Supply : 2.5V * Input terminal : 3.3V Input tolerant * Package : QFP32-R1 (Pb-Free) * Host interface : I2C bus (standard-mode/100kbps)
The detail hardware specification is described in the " NJU26150 Series Hardware Data Sheet".
Ver.2007-01-19
-1-
NJU26150-19A
www..com
Function Block Diagram
AD1/SDIN AD2/SSX
NJU26150-19A
DSP ARITHM ETIC U N IT SERIAL AUDIO IN TERFACE BCKO LRO 24-BIT x 24-BIT M U LTIPLIER ALU L/R SDO 0 SDI0 SDI1 C/LFE SDO 1 BCKI SL/SR SDO 2 LRI
SCL/SCK
SDA/SDOU T
SERIAL H O ST IN TERFACE
PRO G RAM CO N TRO L
RESETb M CK XI XO TIM IN G G EN ERATO R ADDRESS G EN ERATIO N U N IT
DELAY RAM
DATA RAM
FIRM W ARE RAM
IN ITIAL DO W N LO AD IN TERFACE
SCL2 /W DC SDA2
Fig. 1 NJU26150-19A Block Diagram
DSP Block Diagram
NJU26150-19A Top Level Block Diagram
TruSurround bypass mode disable
TruSurround HD/HD4 and Bypass block
Dialog Clarity TruSurround TruBass-II Definition L/R
TruSurround mode enable Lt/Rt input disable
Master / Channel Trimmer
enable
TruSurround bypass mode
C/SW
CSII mode enable
Dialog Clarity
CSII decoder
TruBass
mono to stereo
Focus
disable
Through
Ls/Rs
Circle Surround II 5.1 and Through block
Fig. 2 NJU26150-19A Top Level Function Diagram
-2-
Ver.2007-01-19
NJU26150-19A
TruSurround HD/HD4 and Bypass mode Block Diagram
TruSurround mode
C
Dialog Clarity
Bypass L
C pre Ls pre Rs pre L pre R pre
C post Bypass R
L + +
Bypass L
L
TruSurround (PassiveMatrix)
Rs L R
-6dB
+ R Ls Rs SW
Bypass R
-3dB
R
-3dB
Rt
Bypass mode
+
-
+
Ls
-3dB
Rs
-1.0 C out enable Ls post Rs post Rear out enable L post R post SW Bypass gain SW post Bypass R Bypass L + + L TSHD adjust gain
Dialog Clarity Stereo bypass/ 5ch stereo/ passive matrix Surround Level Bypass gain
SW
Bypass mode 5ch stereo Block
Bypass mode Passive Matrix Block
Bypass L Bypass R
+
SW -6dB R
Bypass mode Stereo Bypass Block
Definition disable input Definition enable Input Gain
Bypass Gain
Definition
output
Output Gain
C-ch out disable SW out disable
Control Gain
Definition Block
C pre
C post C-ch out enable Ls post -3dB Rear out enable
SW out disable
HPF
Definition Master / Channel Trimmer
C out
TruBass disable
LPF TBII select L/R
output(SW)
SW out enable
input(SW) HPF
Rs post
Ls pre Rs pre
Rear out disable
Ls out
TruBass enable
TruBass II HPF
SW out enable
TBII select LFE
Rs out + +
L post
LFE(SW) Bass Management L out
SW out disable Bass Management with TruBass-II(L/R)
L pre
www..com
R pre
+
+
-6dB
R post SW post
Definition
Bass Management with TruBass-II (SW)
R out SW out input(L/R)
TruBass disable
SW out enable
HPF
output(L/R)
TBII select LFE TruBass enable Bass Management CrossOver = 80Hz (fix)
TruBass II
Front(L/R) Bass Management
Ver.2007-01-19
TBII select L/R
Fig. 3 NJU26150-19A (TruSurround HD/HD4 Mode) Function Diagram
Lt
Surround Level Input Trimmer
Ls
+
C
-3dB
+
+
C
-3-
NJU26150-19A
www..com
Circle Surround II 5.1 mode / Through Mode
Dialog Clarity
Select L/R/L+R Mono To Stereo
Mono Input Mode CS decode mode
Circle Surround II Decoder
C L R Ls Rs L R Ls Rs
Delay
Phanton Center
+ +
L
Master / Channel Trimmer
TruBass Mixer (L/R,SL/SR,SW)
L
Focus(L/R, SL/SR)
C R Ls Rs Sw
Lt
Input Trimmer
R
Delay
Rt
Stereo Input Mode
Through mode
SL SR SW
+
80Hz LPF TruBass
SW
Fig. 4 NJU26150-19A (CSII5.1/Through Mode) Function Diagram
-4-
Ver.2007-01-19
NJU26150-19A
www..com
VDDR VDDR VDDC
18
24
23
22
21
20
19
SDI0 SDI1 TEST LRI BCKI MCK BCKO LRO
25
17
VDDC
VSSR
VSSR
VSSC
VSSC
Pin Configuration
16 26 15 27 14 28
SCL2/WDC VSSC VDDC RESETb VSSO XO XI VDDO
NJU26150-19A
13 12 11
31
30
29
10 32 9
1
2
3
4
5
6
7
SDO2
SDO1
SDO0
SDA2
Fig. 5 NJU26150-19A Pin Configuration
Pin Description
Table 1 Pin Description
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Symbol SDO2 SDO1 SDO0 SDA2 SCL SDA AD1 AD2 VDDO XI XO VSSO RESETb VDDC VSSC SCL2/WDC I/O O O O I/O I I/O I I -I O -I --O Description Audio Data Output 2 Audio Data Output 1 Audio Data Output 0 Select I2C (For program down load) This pin requires a pull-up resistance. I2C Clock I2C I/O This pin requires a pull-up resistance. I2C Address / Serial Input I2C Address / Serial Enable OSC Power Supply +2.5V X'tal Clock Input OSC Output OSC GND RESET (active Low) Core Power Supply +2.5V Core GND I2C Clock(For program down load) /Clock for Watch Dog Timer No. 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Symbol VDDC VSSC I/O Description Core Power Supply +2.5V Core GND
SDA/SDOUT
AD1/SDIN
SCL/SCK
AD2/SSb
8
---
VDDR VSSR SDI0 SDI1 TEST LRI BCKI MCK BCKO LRO
--I I I I I O O O
I/O Power Supply +2.5V I/O GND Audio Data Input 0 Audio Data Input 1 Connect to GND LR Clock Input Bit Clock Input Master Clock Output Bit Clock Output LR Clock Output
* I : Input, O : Output, I/O: Bi-directional
Ver.2007-01-19
-5-
NJU26150-19A
www..com
Digital Audio Interface
The NJU26150-19A audio interface provides industry standard serial data formats of I2S, MSB-first left-justified or MSB-first right-justified. The NJU26150-19A audio interface provides two data inputs, SDI0, SDI1 and three data outputs, SDO0, SDO1, SDO1, as shown in table 2, table 3 and Fig.3, Fig.4. An audio interface input and output data format become the same data format.
Table 2 Serial Audio Input Pin Pin No. Symbol Description 25 SDI0 Audio Data Input 0 26 SDI1 Audio Data Input 1 Table 3 Serial Audio Output Pin Pin No. Symbol Description 3 SDO0 Audio Data Output 0 L / R 2 SDO1 Audio Data Output 1 C /SW 1 SDO2 Audio Data Output 2 Ls/Rs
Host Interface
The NJU26150-19A can be controlled via Serial Host Interface (SHI) using I2C bus. Data transfers are in 8 bit packets (1 byte) when using either format. Serial Host Interface Pin Description.(Table 4)
Table 4 Serial Host Interface Pin Description Pin No. Symbol I2C bus Format 5 SCL Serial Clock 6 SDA Serial Data Input/Output (Open Drain Input/Output) 7 AD1 I2C bus address Bit1 8 AD2 I2C bus address Bit2
Note : SDA pin is a bi-directional open drain. This pin requires a pull-up resister.
-6-
Ver.2007-01-19
NJU26150-19A
www..com
I C bus
2
When the NJU26150-19A is configured for I2C bus communication during the Reset initialization sequence. I2C bus interface transfers data to the SDA pin and clocks data to the SCL pin. AD1 and AD2 pins are used to configure the seven-bit SLAVE address of the serial host interface. (Table 5) This offers additional flexibility to a system design by four different SLAVE addresses of the NJU26150-19A. An address can be arbitrarily set up by the AD1 and AD2 pins. The I2C address of AD1/AD2 is decided by connection of AD1/AD2 pins. Table 5 I2C bus SLAVE Address
AD2 AD1
bit7 0 0 0 0
bit6 0 0 0 0
bit5 1 1 1 1
bit4 1 1 1 1
bit3 1 1 1 1
bit2 0 0 1 1
bit1 0 1 0 1
R/W bit0 R/W
Start bit
Slave Address ( 7bit )
R/W bit
ACK
* SLAVE address is 0 when AD1/2 is "Low". SLAVE address is 1 when AD1/2 is "High". Note : In case of the NJU26150-19A, only single-byte transmission is available. The serial host interface supports "Standard-Mode (100kbps)" I2C bus data transfer.
WatchDog Clock
The NJU26150-19A outputs clock pulse through WDC (No.16) pin during normal operation. The output toggle cycle (Low/High) from a WDC pin changes with sampling frequencies. (Table 6) Table 6 WatchDog Clock Output Cycle Sampling Frequencies WDC Output Cycle (Low/High) Time 48 KHz 85ms The NJU26150-19A generates a clock pulse through the WDC terminal after resetting the NJU26150-19A. The WDC clock is useful to check the status of the NJU26150-19A operation. For example, a microcomputer monitors the WDC clock and checks the status of the NJU26150-19A. When the WDC clock pulse is lost or not normal clock cycle, the NJU26150-19A does not operate correctly. Then reset the NJU26150-19A and set up the NJU26150-19A again. Note: If input and output of a audio signal stop and an audio interface stops, WDC can't output. That is because it has controlled based on the signal of an audio interface.
Ver.2007-01-19
-7-
NJU26150-19A
www..com
NJU26150-19A Command Table
Table 7 NJU26150-19A Command No. Command 1 SET_TASK_CMD
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
No.
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
Command SYS_SET_CMD TB_CTRL_CMD2 TB_CTRL_CMD3 FC_CTRL_CMD2 FC_CTRL_CMD3 TSHD_CONFIG_CMD DF_SELECT_CMD TBII_MODE_CMD TSHD_BYPASS_GAIN_CMD TSHD_SRND_LEVEL_CMD DF_FRONT_BYPASS_CMD DF_FRONT_INPUT_CMD DF_FRONT_CNTRL_CMD DF_FRONT_OUTPUT_CMD DF_CENTER_BYPASS_CMD DF_CENTER_INPUT_CMD DF_CENTER_CNTRL_CMD DF_CENTER_OUTPUT_CMD TSHD_BYPASS_SW_CMD
CS_MOD_CMD TB_MOD_CMD TB_CTRL_CMD1 FC_MOD_CMD FC_CTRL_CMD1 MONO_SEL_CMD FS_CMD REAR_BOOST_CMD 4STREO_CMD DLY_CMD MST_VOL_CMD INPUT_VOL_CMD LCH_VOL_CMD RCH_VOL_CMD CENT_VOL_CMD SURR_LEFT_VOL_CMD SURR_RIGHT_VOL_CMD SW_VOL_CMD
Notes : In respect to detail command information, request New Japan Radio Co., Ltd. and permission of a licenser (SRS Labs. Inc.) is required. .
-8-
Ver.2007-01-19
NJU26150-19A
www..com
License Information
1. The "SRS Circle SurroundII5.1", "TruSurround HD", "TruSurround HD4", "TruBass", "FOCUS", "Dialog Clarity" technology rights incorporated in the NJU26150-19A are owned by SRS Labs, a U.S. Corporation and licensed to New Japan Radio Co., Ltd.. Purchaser of NJU26150-19A must sign a license for use of the chip and display of the Labs trademarks. Any products incorporathing the NJU26150-19A must be send to SRS Labs for review. "SRS Circle SurroundII5.1", "TruSurround HD", "TruSurround HD4", "TruBass", "FOCUS", "Dialog Clarity" are protected under US and foreign patents issued and/or pending. "SRS Circle SurroundII5.1", "TruSurround HD", "TruSurround HD4", "TruBass", "FOCUS", "Dialog Clarity", SRS and symbol are trademarks of SRS Labs, Inc. in the United States and selected foreign countries. Neither the purchase of the NJU26150-19A, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS Labs requires all set marks to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual separately provided.
For further information, please contact:: SRS Labs, Inc. 2909 Daimler Street. Santa Ana, CA 92705 USA Tel: 949-442-1070 Fax: 949-852-1099
http://www.srslabs.com
[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.
Ver.2007-01-19
-9-

▲Up To Search▲

Price & Availability of NJU26150-19A

	To Download NJU26150-19A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .